Abstract-Simultaneous measurements of surface potential and drain current detrapping transients in AlGaN/GaN HEMTs, performed on devices with two different epitaxial structures, show that the predominant location of charge trapping is affected more strongly by device design than by surface passivation or buffer defects. Experiments also show that AlGaN traps dominate current collapse in devices with thick AlGaN barrier layers.
INTRODUCTION
AlGaN/GaN High Electron Mobility Transistors (HEMTs) have traditionally been the device of choice in RF electronics, although more recently they have been applied to power switching [1] [2] [3] [4] [5] [6] [7] . In the latter application they have several advantages compared to silicon-based devices such as IGBTs, primarily due to the ease of achieving a low on-state resistance resulting from high channel mobility (μ ch ) coupled with a wide bandgap (E g = 3.4 eV for GaN). One of the most deleterious mechanisms that limits the performance and reliability in GaN HEMTs is the trapping of charge carriers, resulting in a recoverable but significant reduction in drain current after the application of voltage stress in both the ON-and OFF-states, popularly known as "current collapse". Detailed studies of defects in the AlGaN/GaN system have been conducted, and while they have generally agreed on the question of activation energy [8] [9] [10] [11] [12] , there has been relatively less clarity on the question of the layer or interface where most of the trapping takes place. Three possibilities are the AlGaN bulk, the AlGaN surface, and the GaN buffer, and various studies exist suggesting the predominance of each of these trapping locations [13] [14] [15] [16] .
In this study, we use two different epitaxial structures and perform simultaneous measurements of surface potential and drain current detrapping transients following both ON-and OFFstate bias stress (Fig. 1) . The changes in the surface barrier height in eV (numerically equal to the negative of the change in surface potential in V) can be measured by Kelvin Force Microscopy (KFM) [17] [18] [19] [20] [21] [22] . The correlation between the drain current following charge trapping with the change in surface potential is used to understand if the trapped charges are predominantly in the AlGaN barrier, at the AlGaN surface, or in the GaN buffer. The most important conclusion of this work is that the predominant location of charge trapping is affected more by the design of the device and the electric field profile than by surface passivation or buffer defects. The experiments show that under gate bias stress, the dominant component of current collapse in devices with thick AlGaN barrier layers (as suitable for devices with high breakdown voltage) is due to traps associated with the AlGaN barrier layer, as opposed to bulk GaN defects. 20 nm Al 0.26 Ga 0.74 N barrier, an undoped buffer, and no passivation, and had a V th ~ -1.8 V. Both devices had gate-todrain spacing L gd = 15 μm, gate-to-source spacing L gs = 1.5 μm, and gate length L g = 2 μm. The effect of passivation on reducing charge trapping, and that of carbon doping in the buffer on increasing trapping, is well known. Thus, Device A is expected to have less surface trapping and more buffer trapping, while device B is expected to have more surface trapping and less buffer trapping.
II. DEVICE STRUCTURES

III. SIMUTANEOUS SURFACE POTENTIAL AND DETRAPPING
TRANSIENT CHARACTERISTICS KFM measurements (non-contact, single-pass mode) of the surface potential were performed in a dark vibration-isolated box at ambient temperature using a Pt cantilever. The two onboard lock-ins of an Agilent 5500 allowed simultaneous measurement of and feedback on the topography and surface potential at the fundamental (f 1 ) and second (f 2 ~ 6.3f 1 ) resonance frequencies of the cantilever [23] , respectively. Fig. 3 shows the surface potential measurements and drain current detrapping transient for Device A. The device was biased in the OFF-state (V gs = -9 V, V ds = 0 V) for ~30 min. to induce charge trapping. Following this, the detrapping transient was recorded at V gs = 0 V, V ds = 1 V simultaneously with the surface potential measurements in a region of the device surface between the gate and the drain, spanning from the gate edge to ~1 μm from the gate edge.
As shown in Fig. 3 , the trapping in device A takes place mostly near the gate edge. The inset graph for Fig. 3b shows the same surface potential measurements, focusing only on the first 180 nm closest to the gate edge. The highest trapping is at the gate edge, where the surface potential shifts ~3 V due to the voltage stress. The surface potential recovers slowly over time, as does the drain current. For all experiments shown here, the current collapse is entirely recoverable by exposure to the probe station microscope light. 
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V ds = 0 V) for ~30 min. Following this, the detrapping transient was recorded at V gs = 0 V, V ds = 1 V simultaneously with the surface potential in a region of the device surface between the gate and the drain, from the gate edge to ~2 μm from the gate edge.
The surface potential change in Device B is very different from that of Device A. The trapping does not cause a change of more than 0.25 V anywhere along the channel, despite the fact that device B shows more current collapse (both in terms of absolute current and the fraction of pre-stress current, as evident from 
, which for ΔV th = 0.3 V comes out to be less than 5% of the total reduction of I d after stress. Therefore, most of the current collapse (at the bias under which detrapping transients are recorded) comes from charge trapping in the HEMT access region, not from under the gate.
To understand the effect of the spatial location of the trapped charge in the access region on surface potential and current collapse, Technology Computer Aided Design (TCAD) simulations were performed. Trapping of a sheet of charge with variable density D tr extending from the gate edge on the drain side into the access region (region between gate and drain) was simulated for variable length L (Fig. 6a) . A trapped sheet (L = 0.5 μm, D tr = 8×10 12 cm -2 ) of charge was positioned at the following locations ( . 6a) , passing through the center of the simulated trapped sheet of charge for Device A, while Fig. 7b shows the same information for Device B. The change in the surface potential is equal in magnitude to the change in the conduction band energy at the surface (passivation surface for Device A, AlGaN surface for Device B). As expected, for AlGaN bulk or surface traps, the closer the trapped charge is to the AlGaN surface, the greater is the change in the surface potential and the smaller is the current collapse. Conversely, for charge trapping closer to the AlGaN/GaN interface, the current collapse is large and the change in surface potential is small. Also, charge trapping in the bulk AlGaN, especially far from the AlGaN/GaN interface (as in position d) produces a large (2.5 to 3 V) surface potential change.
For charge trapping at a given location to be consistent with the experimental data, it is critical that both the change in surface potential and the current collapse be simultaneously satisfied. Fig. 8 shows the peak change in surface potential (ΔSP) of Device A vs. normalized I d,post-stress for different lateral spreads of the access region trapping as well as different sheet charge densities in the GaN buffer and at the AlGaN/GaN interface (positions a and b in Fig. 6b, respectively) . For all cases of lateral variation in trapping extent, I d,post-stress is completely pinched-off significantly before ΔSP can even exceed 1 V. Further increase in ΔSP requires higher D tr , which reduces I d even further. Thus, trapping in Device A, which shows much greater ΔSP (~ 3 V) while having a high I d,post-stress (~ 0.75 I d,pre-stress ), (Fig. 3b ) cannot be satisfied with any density or lateral extent of trapping in the GaN buffer or at the AlGaN/GaN interface, and must therefore come from AlGaN traps.
Similarly, Fig. 9 shows AlGaN surface and near-AlGaNsurface trapping in Device B (positions e and d in Fig. 6b , respectively). It can be seen that for all lateral localization lengths of charge, even for the smallest quantities of sheet charge simulated, the ΔSP is much more than the experimentally observed 0.25 V while the current collapse is less than 5% ( (Fig. 4) . So, trapping in Device B has a negligible surface component, and must be mostly near the AlGaN/GaN interface.
These results are opposite to what one would expect from the device processing, where Device B is unpassivated and is expected to be more conducive to surface trapping, and Device A has buffer doping and is expected to be more conducive to buffer trapping. To explain the difference in post-stress surface potential change in Devices A and B, the electric field at the gate edge has to be considered.
V. EFFECT OF ALGAN BARRIER THICKNESS AND GATE EDGE ELECTRIC FIELD ON LOCATION OF CHARGE TRAPPING
In the OFF-state, AlGaN surface states or bulk states in the device access region can trap electrons injected from the gate metal. Fig. 10a shows the schematic for an electron thermally injected from the gate metal into the AlGaN during OFF-state bias. As Fig. 10b shows, if the electric field is much higher in the direction normal to the AlGaN/GaN interface than in the xdirection, the injected electron can gain enough energy in the AlGaN barrier to reach the channel access region without getting trapped in the AlGaN bulk. The simulated electric field in the ydirection along a cutline at the gate edge (Fig. 10c) is plotted in Fig. 10d . As expected, for the same gate voltage, the thin AlGaN barrier in Device B causes a much higher electric field in the ydirection than in thick-barrier Device A, giving much higher energies for the electrons injected from the gate. Absence of any significant surface potential shift for the unpassivated Device B strongly suggests that the thin AlGaN barrier and consequently the higher gate edge electric field is responsible for the electrons being transported through the barrier layer without being trapped. Conversely, the shift in surface potential in Device A is possibly due to surface trapping or bulk AlGaN trapping. It must be noted that popular methods for reducing charge trapping, such as AlGaN surface passivation [24] [25] [26] , lead to an increase in the gate edge field, as evidenced by an increase in gate current that accompanies reduction in charge trapping. Fig.  11 shows a significant increase in the OFF-state gate current in Device A after passivation, clearly indicating an increase in the gate edge field, probably due to the elimination of surface charges. It has been concluded by several studies that elimination of charge trapping by surface passivation is due to actual elimination of surface states. However, the comparison of current collapse and surface potential shifts in Devices A and B strongly indicate that a strong electric field causes electrons to tunnel through the AlGaN barrier without being trapped. Thus the effect of surface passivation (reducing trapping and increasing gate edge field and leakage current) is consistent with current collapse being related to AlGaN states (not necessarily surface states) and being minimized by high gate edge fields. The proposed mechanism is not necessarily contradictory to numerous studies of conduction and trapping at the AlGaN surface. A strong electric field in the direction from gate to drain edge is likely to facilitate surface conduction and bring surface states into greater relevance. Thus, the device design and the relative magnitudes of mutually perpendicular components of the electric field are expected to be a major factor in the physical location of charge trapping.
The OFF-state trapping in thin-barrier Device B can be better understood by studying the surface potential for the thick-barrier Device A after ON-state stress. In the ON-state, hot electrons from the channel can gain enough energy to overcome the energy barrier that exists in the access region of an AlGaN/GaN HEMT and can become trapped at the surface or in the AlGaN barrier [27] . If electrons injected from the gate in Device B under OFF-state stress mostly reach the channel, their trapping mechanism should be similar to that of ON-state trapping, where the electrons travel from the gate edge to the drain in the channel until they gain enough energy to tunnel into the AlGaN close to the channel or into the GaN buffer. Fig. 12 shows that the change in surface potential for Device A after ON-state bias stress (V gs = 0 V, V ds = 12 V) is indeed very similar to that of Device B after OFF-state stress.
VI. ALGAN BULK VS. SURFACE TRAPS
To understand whether the AlGaN traps in Device A are predominantly at the AlGaN surface or in the AlGaN bulk, a comparison of the gate current as well as the electric field at the surface in the source to drain direction is made between Device A and Device B. As Fig. 12 (a and b) shows, Device B has higher I g compared to Device A, both under gate turn-on and gate bias stress conditions. Thus, more electrons injected from the gate metal during stress are transported through the AlGaN layer in Device B than in Device A. Therefore, the dearth of surface trapping in Device B, compared to Device A, cannot be explained by the absence of carriers injected from the gate. In spite of higher injection from the gate in Device B, the number of carriers at the surface of Device B could be negligible compared to the number of carriers at the surface of Device A, if the horizontal (gate edge to drain edge field) in Device B is much smaller for Device B than for Device A. However, Fig.  12c clearly shows that the surface electric field in the horizontal direction is very similar for Device B and Device A. The higher gate current and surface electric field in Device B similar to Device A is thus inconsistent with surface charge trapping in AlGaN being the predominant trapping component in Device A. It is therefore more likely that the near interface trapping in Device A is due to bulk AlGaN traps.
The apparent role of AlGaN bulk traps observed here can be verified better by comparing surface potential shifts in structures with fewer variations. A study of structures similar to Device B but with different AlGaN thicknesses could provide more insight into the role of AlGaN bulk and surface traps. It should also be kept in mind that KFM is not suitable for handling the very high drain bias in pinch off in power HEMTs with realistic dimensions. A device with much smaller L gd can be useful in analyzing the effect of the high lateral field experienced in pinch-off by a power device in switching operation.
VII. CONCLUSIONS
Simultaneous KFM and drain current transient measurements are performed on devices with two different epitaxial structures. The results strongly suggest that the location of charge trapping in AlGaN/GaN HEMTs is affected more by the design of the device and the electric field profile than by the actual trap distribution resulting from a given passivation or doping scheme.
The dominant component of current collapse in devices with a thick AlGaN barrier layer is shown to come from AlGaN traps.
